



Figure 2: Zinc oxide source-drain current vs. gate bias.

Figure 3: ZnO UV response.

Figure 4: ZnTe source-drain current vs. gate voltage.

ZnTe nanosheet transistors were fabricated by similar methods, but sheets were grown at lower temperatures (approximately 600°C) with ZnTe source material. Sheets were characterized by FESEM and atomic force microscopy (AFM) showing nanosheet side lengths of 20-40 μm and a thickness of approximately 500 nm. Transfer and photolithography were performed in the same fashion as with ZnO. ZnTe nanosheet devices were characterized with an electrical probe system to determine mobility and On/Off ratios.

ZnO nanowire transistors were also fabricated on transparent glass and polyethylene naphthalate (PEN) substrates. Indium tin oxide (ITO) was deposited by electron beam evaporation on silicon substrates and annealed at 135°C for eight hours in air. Low temperature oxides were grown by PECVD at 100°C and by RPECVD at 150°C. Oxides were characterized by a mercury probe system prior to transistor fabrication and nanowires were then transferred by mechanical slide transfer. Contacts were defined by photolithography and exposures were calibrated for substrate transparency. Cr/Au contacts were deposited by thermal evaporation, but in the future we hope to make the devices fully transparent using sputtered ITO contacts.

Results and Conclusions:

ZnO transistors on thermally-grown oxides were used to study the transport behavior of ZnO nanowires (Figure 2). Current-voltage characteristics showed strong n-type behavior. The cylinder-on-plate model was used to calculate gate capacitance, and a polynomial fit with 50 points was used to derive the transconductance of devices. A carrier mobility of 11 cm²/V·s was calculated for the ZnO nanowire devices on thermally-grown oxides and On/Off ratios were approximately 10⁵. Both of these parameters are comparable to other reported NWFET's [1]. The UV photoresponse of ZnO was studied by comparing transfer characteristics at variable intensities of UV radiation (Figure 3). ZnO showed a strong UV response due to its wide bandgap, as incident photons caused electron-hole pairs to form. Nanowire

surface states caused the trapping of holes, providing a large photoconductive gain of 1.1 × 10⁶.

ZnTe nanosheet transistors on thermally-grown oxide substrates also showed good performance as transistors. ZnTe nanosheet transfer characteristics showed predominately p-type behavior (Figure 4). Similar methods were used to calculate transconductance and gate capacitance of nanosheet devices, yielding mobility of 246 cm²/V·s and a lower On/Off ratio of 103.

Successful transistor behavior was not achieved by low temperature fabrication methods. While low temperature oxides on Si substrates yielded tolerable C-V characteristics, transparent devices with 200 nm and 300 nm SiO₂ layers were found to short circuit through the gate insulator. We expect that either the inherent surface roughness of the PEN substrates or the roughness of the electron beam deposited ITO conductive back gate is the reason for this persistent problem.

Future Work:

Future work will seek to improve low temperature deposited oxide layers with low temperature annealing processes. We hope to characterize the electron beam deposited ITO conductive layer with AFM and learn how to mitigate pin-hole causing surface roughness. We hope that answering these questions will lead to flexible, transparent devices by more conventional methods than have currently been achieved.

Acknowledgments:

Prof. Hongbin Yu, Ali Azhar, Dr. Trevor Thornton, NNIN REU Program, ASU Center for Solid State Electronics Research, NSF.

References:

[1] Chang, Pai-Chun, and Jia Grace Lu. "ZnO Nanowire Field-Effect Transistors." IEEE Transactions on Electron Devices 55, no. 11: 2977-2987 (November 2008).